Power Dissipation of Digital circuits can be reduced by 15% -25% by using appropriate logic restructuring and also it can be reduced by 40% -60% by lowering switching activity. Here, Gate Diffusion Input Technique which is based on a Shannon expansion is analyzed for minimizing the power consumption and delay of static digital circuits. This technique as compare to other currently used logic design style, allows less power consumption and reduced propagation delay for low-power design of combinatorial digital circuits with minimum number of transistors. In this paper, basic building blocks of digital system and few combinational circuits are analyzed using GDI and other CMOS techniques. All circuits are designed at 180nm technology in CADENCE and simulate using VIRTUOSO SPECTRE simulator at 100 MHz frequency. Comparative analysis has been done among GDI and other parallel design styles for designing ripple adder, CLA adder and bit magnitude comparator. Simulation result shows GDI technique saves 53.3%, 55.6% and 75.6% power in ripple adder, CLA adder and bit magnitude comparator respectively as compare to CMOS. Also delay is reduced with 25.2%, 3.4% and 6.9% as compare to CMOS. Analysis conclude that GDI is revolutionary high speed and low power consumption technique.
INTRODUCTION
From the day when transistor was invented in 1947, low area, low power and high speed are the primary issue for researcher in the transistor based technology. In the modern technology, low power consumption have emerged as a key design constraint over the last few years due to increasing demand of complex mobile system in the VLSI circuit design. More than ever, circuit designers are recognizing the impact of power consumption on IC performance, as it is directly linked to its reliability. The over-whelming demand for portable and mobile electronics encourages the development of a power optimized structure. Given the increasing complexity of designs, power optimization should be a conscious effort starting from the initial stages of a design, where the opportunity to save power is at a maximum. The proliferation of portable and hand-held electronics combined with increasing packaging costs is forcing circuit designers to adopt low power design methodologies. Low power design of application specific integrated circuits (ASIC) result in increased battery life and improved reliability. Indeed, the Semiconductor Industry Association technology roadmap has identified low power design techniques as a critical technological need. Hence it becomes imperative for circuit designers to acknowledge the importance of limiting power consumption and improving energy efficiency at all levels of the design hierarchy, starting from the lower levels of abstraction, when the opportunity to save power is significant.
There are three components of power dissipation in digital CMOS circuits, which are summarized as [4] , P avg . = P leakage + P short ckt . + P switching Power consumption due to leakage current which is primarily determined by the fabrication technology consists of reverse bias current in the parasitic diodes formed between source and drain diffusions and the bulk regions in a MOS transistor as well as the sub-threshold current that arises from the inversion charge that exists at the gate voltages below the threshold voltage. Power consumption because of short circuit current arises due to the DC path between the supply rails during output transitions. The switching/ dynamic component of power consumption arises when the capacitive load, C L of a CMOS circuit is charged through PMOS transistors to make a low to high voltage power consuming transition, which is usually the supply (V dd ). Very high power losses in CMOS circuits are dynamic losses, related to gate output transitions. Since CMOS circuits do not consume much power if they are not switching, a major focus of low power design is to reduce the switching activity or transition activity to the minimal level, required to perform the computation.
Minimization of power dissipation in CMOS based system designs can take place at four levels [5] : technology, circuit, architecture and algorithm. In this paper, this issue is addressed at the technology and circuit level for digital CMOS circuits. At the circuit level, 20 to 30 % power can be saved by choosing appropriate circuit design style [3] . In this paper several digital design circuit techniques have been explained with their advantages and disadvantages. A new low power design technique that solved most of the problems occur in previous techniques -Gate Diffusion Input Technique [1] is explained in detail with its operational and transient analysis. The GDI Technique is superior when dealing with the rising challenges of digital circuit's design [2] . Current methods are based on standard logical gates and are not compatible with the increasing demands for low power designs in the electronic industry. This technology is simple to implement, cost effective and based on multi-functional building blocks.
The aim of this work is to analyze the GDI technique by implementation of logic gates and comparing their properties with their analogues in CMOS, PTL and TG. A variety of logic gates have been implemented in 180 nm technology and results of the comparison are presented. The rest of the paper is structured as follows. Section II provides a comprehensive idea about various circuit techniques used for low power digital circuit design, their advantages and drawbacks. Section III explains detailed analysis of new GDI technique and its advantages as compare to previous techniques. Section IV gives the design methodology of combinational circuits using GDI technique. Section V presents simulation result of all circuits designed in GDI cell in 180nm standard CMOS process and its comparative performance with respect to other circuit techniques. Section VI discuss the results and concludes the paper.
BACKGROUND
The various design techniques for digital integrated circuit are:
A) Standard CMOS design technique: Standard CMOS circuits with complementary nMOS pull-down and pMOS pull-up networks are used for the vast majority of logic gates in integrated circuits. They have good noise margins, and are fast, low power insensitive to device variations, easy to design, widely supported by CAD tools and readily available in standard cell libraries [3] . The power consumption of conventional CMOS circuit is largely determined by the AC power caused by the charge and discharge of capacitances [3] :
Where f is the frequency at which a capacitance charged and discharged. As the circuits get faster, the frequency goes up as does the power consumption. CMOS design technique has relatively simple fabrication process but in order to drive wires quickly, large width transistors are needed, since the time to drive a load is given by:
Where Δt is the time to charge or discharge the load, C is the capacitance associated with the load, ΔV is the load voltage swing and i is the average current provided by the load driver. Typical voltage swings for standard CMOS are from 3.3 to 5 volts with even smaller swings on the way [8] . All other thing being equal, equation (2) says that a smaller voltage swing will be proportionally faster. Fig.1 . shows a CMOS inverter [1] . There is a pull-up PMOS transistor and a pull-down NMOS transistor. The steady state output of CMOS style will be independent of the ratio of pullup and pull-down transistor sizes. Because of this, CMOS complementary logic does not have to worry about signal degradation problems in pass-transistor logic [6] . Because the power -to-ground path only closes during the transition, it almost consumes no static power. The CMOS complementary gate has two function determining blocks an n-block and a pblock. There are normally 2n transistors in an n-input gate [8] .
Figure.1. CMOS logic gate

B) Pass Transistor Logic:
A popularly and widely used alternative to complementary CMOS is pass transistor logic [8] , which attempts to reduce the number of transistor required to implement logic by allowing the primary inputs to drive gate terminal as well as source drain terminal. This is contrast to logic family which only allows primary inputs to drive the gate terminal of MOSFET. Figure. 2. shows an implementation of the AND gate function using only nMOS transistor [3] . In this gate, if the B input is high, the top transistor is turned on and copies the input A to the output F. When B is low, the bottom pass transistor is turned on and passes O. The switch driven by B' seems to be redundant at first glance. It presence to ensure that gate is static. A low impedance path must exist to the supply rails under all circumstances (in this case, when B is low).
The advantage of pass-transistor logic is that it uses fewer transistors to construct complex Boolean function. The reduced number of devices has the additional advantages of lower capacitance. Also this logic style has advantages of high speed due to the small node capacitances, low power dissipation-as a result of the reduced number of transistors and lower interconnection effects due to a small area. However, most of the pass transistor logic implementations have two basic problems [8] . First, the threshold drop across the single-channel pass transistors results in reduced current drive and hence slower operation at reduced supply voltages. Secondly, an NMOS device is effective at passing a 0 but is poor at pulling a node to V dd . When the pass transistor pulls a node high, the output only charges up to V dd -V tn . In fact, the situation is worsened by the fact that the devices experience body effect, as there exists a significant source-to-body voltage when pulling high.
Figure.2. PTL AND gate
C) Transmission gates:
The structure of a transmission gate is shown in figure 3 . It consists of an n-channel transistor and pchannel transistor with separate gate connections and common source and drain connection. The control signal $ is applied to the gate of n-device and its complement to gate of p-device. Operation can be well explained by considering the n and p device separately. When the control signal $ is low i.e. '0' both n and p devices are off and output is high impedance. Similarly when $ is high i.e. '1' both n and p devices are on and input is transferred to output node. The transmission gate may be used as a switch to control the data flow through a static logic network. Also, it is possible to use the transmission gate as a general logic-controlled switch to synthesize complex logic functions.
Figure.3. Transmission Gate Logic
Modern high-density, high performance chip designs constraint has led designers to question the need for using the nFET/pFET pair required in the transmission gate [11] [12] . The FET itself is not a problem because of its small size. The wiring, on the other hand, can be significant, especially when transmission gates are distributed throughout a complex system layout. Owing to this consideration, many modern designs tend to move away from using transmission gates opting instead for single nFETs in their place. In principle, any transmission gates based network can be converted to using nFETs only so long as we modify the electrical characteristics where needed. This paper analyses a new low power design technique that allows solving most of the problems mentioned in above digital design circuit techniques-Gate Diffusion Input technique (GDI). The GDI approach allows implementation of a wide range of complex logic functions using only two transistors. This method is suitable for design of fast, low power circuits, using reduced number of transistors (as compared to CMOS and existing PTL techniques), while improving logic level swing and static power characteristics and allowing simple Shannon's theorem-based design by using small cell library.
ANALYSIS OF GDI TECHNIQUE
The GDI method which is first proposed by A. Morgenshtein, A. Fish, and I. A. Wagner in 2001 [1] , is based on the use of a simple cell as shown in figure.4. At first glance, the basic cell reminds the standard CMOS inverter, but there are some important differences:
1.
The GDI cell contains three inputs: G (common gate input of nMOS and pMOS), P (input to the source/drain of pMOS), and N (input to the source/drain of nMOS).
2.
Bulks of both nMOS and pMOS are connected to N or P (respectively), so it can be arbitrarily biased at contrast with a CMOS inverter.
It must be remarked that not all of the functions are possible in standard p-well CMOS process but can be successfully implemented in twin-well CMOS or silicon on insulator (SOI) technologies. 
Design of GDI cell
The GDI functions given in table I is nothing but simply the extension of a single input CMOS inverter structure into a triple input GDU cell in order to achieve implementation of complicated logic functions with a minimal number of transistors. Extension of any n-input CMOS structure to an (n+ 2) input GDI cell can be done by using P as input instead of supply voltage in the pMOS block of a CMOS structure and an N input instead of ground in the nMOS block. This extended implementation can be represented by the following logic expression [13] :
Where F( x 1 ……x n ) is a logic function of an nMOS block not of the whole original n-input CMOS structure. The above equation is based on Shannon expansion, where any function F can be written as follows:
The output functions of basic GDI cell shown in Table I are based on Shannon expansion where A, B and C are inputs to G, P and N respectively as,
This fact makes a standard GDI cell very suitable for implementation of any logic function that was written by Shannon expansion.
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Shannon expansion is a very useful technique for precomputation based low-power design in sequential logic circuits, due to its multiplexing properties [14] . 
Operational Analysis of GDI cell
We have discussed various circuit techniques currently used for digital design in Section II. The most common problem of all design methods is the low swing of output signals due to the threshold drop across the single-channel pass transistors. Generally to overcome this problem, additional buffer circuit is used. In GDI cell, the effects of low swing problem can be understood by operational analysis of F1 function and it can be easily extend to other functions of GDI cell. Table II shows a full set of logic states and their related functionality modes of F1.
Table II: Input Logic States versus Functionality F1
From the table, it can be seen that in half of the cases (B =1), the GDI cell operates as a regular CMOS inverter, which is widely used as a digital buffer for logic-level restoration. In the cases, when V dd =1, without a swing drop from the previous stages, a GDI cell works as an inverter buffer and recovers the voltage swing but the only state where low swing occurs in the output value is A = 0, B= 0. In this case, the voltage level of F1 is V Tp instead of expected 0 volt because of the poor high-to-low transition characteristics of the pMOS transistor [6] . Among all the possible transitions, the only case where the effect of low swing occurs is the transition from A = 0, B= V dd to A=0, B=0.
The GDI cell allows a self-swing restoration in certain cases, but the worst case is also assumed in this analysis and additional circuitry is used for swing restoration in the implemented circuits.
Switching Characteristics
The complexity of the logic function can be implemented in a GDI cell by using only two transistors. So, it is important to perform a comparison of its switching characteristics with CMOS gate, whose logic function is of the same order of complexity. This comparison can be used as a base for delay estimation in early stages of circuit design, if GDI or CMOS design techniques are considered. While a GDI cell's characteristics are close to a standard inverter, the gate with equivalent functional complexity in CMOS will be NAND. The switching behavior of the inverter can be generalized by examining the parasitic capacitances and resistances associated with the inverter [12] [16] . Consider the inverter and a NAND gate with a series connection of identical nchannel MOSFETs shown in Fig. 6 with their equivalent digital models.
Fig. 5. CMOS inverter and series MOSFET with their equivalent digital model
The propagation delay for an inverter [3] driving a capacitive load is
Where C tot is the total capacitance on the output of the inverter. The intrinsic switching time of series connected MOSFET with an external load capacitance [12] can be estimate as
The first term represents the intrinsic switching time of the series connection of N MOSFETs, while the second term represents RC delay caused by R n charging C inn .
For C inn = 3/2.C ox and assuming two serial n-MOS transistors, the propagation delay in NAND is t PHL = 1.52 . R n . C out + 2. R n . C load Therefore, the delay of a NAND gate compared to a GDI gate is approximated by
≤ [ t PHL(CMOS) / t PHL(GDI) ] ≤ 2
Where the high bound is for high C load and the low bound is for low C load .
Note that this ratio will become better if the effect of the body source diode in a GDI cell [1] is considered and the delay formula is used in its improved form.
DESIGN METHODOLOGY FOR GDI DIGITAL CIRCUITS
In this paper, GDI technique has been analyzed by designing basic digital gates and few combinational circuits such as ripple adder, carry look ahead adder and comparator for 4 bit binary numbers at 180nm technology using CADENCE EDA VLSI TOOL. The performance of GDI is also measured in high level digital combinatorial circuits. For analysis purpose half adder, full adder, ripple adder, carry look ahead adder and comparator were also implemented using GDI and CMOS design techniques. Half Adder and Full adder are designed using XOR, AND and OR gate combination.
Ripple adder [17] shown in figure 6 , is logical circuit to add n-bit numbers using multiple full adders. Each full adder inputs a C in , which is the C out of the previous adder. This kind of adder is called a ripple-carry adder, since each carry bit "ripples" to the next full adder. The ripple-carry adder is relatively slow, since each full adder must wait for the carry bit to be calculated from the previous full adder. A3  B3  A2  B2  A1  B1  A0  B0   C0  C1  C2  C3  C4   S3  S2  S1 To reduce the computation time, the faster way is to add two binary numbers by using carry look ahead adder [17] shown in figure 7 . It work by creating two signals P and G for each bit position, based on whether a carry is propagated through from a less significant bit position (at least one input is a '1'), generated in that bit position (both inputs are '1'), or killed in that bit position (both inputs are '0'). In most cases, P is simply the sum output of a half-adder and G is the carry output of the same adder. After P and G are generated the carries for every bit position are created.
BIT FULL ADDER
The carry of the ith stage C may be expressed as
Where G i = A i . B i ……………. generate signal
The sum S i is generated by
For 4 bit carry look ahead adder, the four stages of carry generated signals are C 0 = G 0 + P 0 C in C 1 = G 1 + P 1 G 0 +P 1 P 0 C in C 2 = G 2 + P 2 G 1 + P 2 P 1 G 0 + P 2 P 1 P 0 C in C 3 = G 3 + P 3 G 2 + P 3 P 2 G 1 + P 3 P 2 P 1 G 0 + P 3 P 2 P 1 P 0 C in
4 BIT CARRY LOOK AHEAD PG GG C4 
SIMULATION RESULTS
All the basic gates and combinatorial circuits using CMOS, NPG, TG and GDI techniques are simulated in CADENCE VIRTUOSO SPECTRE with 1.8v input voltage supply and at 50MHz frequency. The W/L ratios of both nMOS and pMOS transistors are taken as 540nm/180nm for better power delay performance. To establish an unbiased testing environment, the simulations have been carried out using a comprehensive input signal pattern, which covers every possible transition. The basic gates AND, OR, XOR has been designed and compared using GDI, CMOS, N-PG & TG techniques. The circuit design and comparative analysis are shown in Table III and IV.
The performance evaluation is made with respect to switching delay, transistor count and average power consumed by GDI and other logic design styles. From the analysis it is observed that the GDI performance is better when comparing to CMOS in terms of power consumption and delay, also the number of transistors are very less. In some cases, TG and NPG gates shows less delay compare to GDI, but the power consumption and no. of transistors are very less. Hence, the overall performance of GDI is better than its other parallel design styles.
Wishing to cover a wide range of possible circuits, design methods, and properties comparisons, several digital combinatorial circuits were implemented using GDI and CMOS design techniques, and technology processes. Figure  10 shows circuit implementation for half adder, full adder, ripple adder, carry look ahead adder and comparator using GDI technique implemented during the research with respect to design methods and processes. The performance evaluation is made with respect to switching delay, transistor count and average power consumed by GDI and other logic design styles. From the analysis it is observed that the GDI performance is better when comparing to CMOS in terms of power consumption and delay, also the number of transistors are very less. In some cases, TG and NPG gates shows less delay compare to GDI, but the power consumption and no. of transistors are very less. Hence, the overall performance of GDI is better than its other parallel design styles.
Wishing to cover a wide range of possible circuits, design methods, and properties comparisons, several digital combinatorial circuits were implemented using GDI and CMOS design techniques, and technology processes. Figure  10 shows circuit implementation for half adder, full adder, ripple adder, carry look ahead adder and comparator using GDI technique implemented during the research with respect to design methods and processes.
All the circuits are designed at 180nm CMOS technology using GDI and CMOS logic design style. 
CONCLUSION
Six different digital combinational circuits are designed using AND, OR and XOR gates. Their performances have been analyzed in GDI and CMOS techniques are reported in section IV. The comparison of these circuits was made in terms of power dissipation, switching delay, transistor count, PD and AT values and it is reported in table IV. The comparison of delay, transistor count and power dissipation is depicted in figure 11 .
In 
